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The computation of finite semigroups using unbounded fan-in circuits are considered. There 
are constant-depth, polynomial size circuits for semigroup product iff the semigroup does not 
contain a nontrivial group as a subset. In the case that the semigroup in fact does not contain 
a group, then for any primitive recursive function J circuits of size O(nf ‘(n)) and constant 
depth exist for the semigroup product of n elements. The depth depends upon the choice of 
the primitive recursive function f: The circuits not only compute the semigroup product, but 
every prefix of the semigroup product. A consequence is that the same bounds apply for cir- 
cuits computing the sum of two n-bit numbers. 0 1985 Academic Press, Inc. 
1. INTRODUCTION 
Most models of parallel computation can be characterized as being bounded fan- 
in. In a bounded fan-in parallel computation, at each step each process computes a 
new value, where the value computed depends on previously computed values of 
only a bounded number of other processes. We consider unbounded fan-in 
parallelism: the value computed by a process at a particular step can depend on the 
values previously computed by arbitrarily many other processes. 
Unbounded fan-in parallelism is interesting theoretically, since it is possible to 
devise faster algorithms for various computational problems than are possible with 
bounded fan-in parallelism. For example, computing the logical OR of n boolean 
variables can be done in constant time with unbounded fan-in parallelism, but 
requires at least logarithmic time [ 1,9] with bounded fan-in. Unbounded fan-in 
parallelism may also be an appropriate model for some practically occurring 
situations, for example, large fan-in circuits such as programmable logic arrays or 
multiple processors simultaneously accessing a shared bus. 
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At least two models of unbounded fan-in parallelism have been proposed. One 
such model is combinational circuits, built out of AND, OR, and NOT gates, 
where the AND and OR gates are allowed to have arbitrarily many inputs. These 
circuits have been studied by Furst, Saxe, and Sipser [6], motivated by the 
question of separating the polynomial time hierarchy. A second model is the 
parallel random access machine with concurrent writes, studied by 
Golschlager [ 131 and Shiloach and Vishkin [lo, 123. This model allows multiple 
processors to write simultaneously to the same memory location, with conventions 
that resolve write conflicts. 
These two models have been shown to be equivalent, in the following sense [3]. 
An algorithm on the parallel random access machine can be transformed to a cir- 
cuit, and conversely, with a number of processors corresponding to size of circuit 
and running time corresponding to depth of circuit. Furthermore, both measures 
can be preserved simultaneously. An interesting complexity theory relating these 
models and the complexity of problems on the models has been developed [3]. 
This paper continues the study of unbounded fan-in parallelism. We consider the 
computation of semigroup products using boolean circuits with unbounded fan-in. 
A semigroup is a set together with an associative binary function. A boolean circuit 
computes a semigroup product x1x2. . . x,, if given x1, x2 ,..., x, in encoded form the 
output is an encoding of the product. 
Many simple computational problems can be formulated as the computation of 
semigroup products. For example, the logical OR of n bits can be expressed as the 
product of n elements from the semigroup with elements 0 and 1, and product rules 
00 = 0, 01 = 10 = 11 = 1. Mod 2 sum is similiar. The threshold-2 function, that is, 
the function that is one if at least two inputs are 1, can be formulated as the 
semigroup with three elements 0, 1, and 2, and with the product of i and j given by 
min( i + j, 2). 
A slightly more complex case is binary addition. Suppose we have two n bit 
binary numbers and wish to compute their n + 1 bit sum. Now the ith bit of the 
sum is determined from the ith bit of each input and whether or not there is a carry 
into bit i. It turns out that the carry computation can be formulated as a semigroup 
product. Consider the semigroup with elements S, R, and P and rules xS= S, 
xR = R, and xP = x. For each i, let xi be S if bit i of both summands is 1, let xi be P 
if bit i of exactly one summand is 1, and let xi be R if bit i of both summands is 0. S 
is to be thought of ‘as “set carry”; P is “propagate carry if it exists,” and R is “reset 
carry.” There is a carry into bit i+ 1 of the sum exactly if the semigroup product 
x1x2 . . . xi is equal to S. 
How big are circuits for semigroups? If we allow depth log n, then trivially any 
semigroup can be computed with a linear size circuit. However, if we allow only 
constant depth, than the answer depends on the semigroup. Clearly OR can be 
computed in depth 1 and linear size. But it is known that mod 2 sum cannot be 
computed in constant depth circuits of polynomial size [6]. 
We give a complete characterization of semigroups that can be computed in con- 
stant depth and polynomial size. We show that a semigroup can be computed in 
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constant depth and polynomial size exactly if the semigroup does not contain a 
nontrivial group as a subset. Thus, for example, mod 2 sum is itself a group, and 
hence cannot have small circuits; threshold-2 and the carry semigroup do not con- 
tain groups as subsets and hence do have small circuits. 
How big are the circuits in the case that the semigroup does not contain a group? 
A fairly simple construction gives constant depth circuits that are of size 0(n3). 
However, it is possible to do much better, in fact to construct circuits of constant 
depth and almost linear size. For any primitive recursive functionf, the circuit size 
can be made to be size O(nf - l(n)). The actual depth depends upon the semigroup 
and the choice of the primitive recursive functionJ: 
The semigroup product construction gives as a bonus every initial prefix of the 
semigroup product. Ladner and Fischer [ 73 previously demonstrated linear-size, 
logarithmic-depth circuits for prefix-product in the bounded fan-in case. Fich [S] 
has also studied prefix product, improving upper bounds and demonstrating lower 
bounds. The construction of this paper gives prefix product only in the case that the 
semigroup is groupfree, but then the depth is constant and the size is almost linear. 
The almost-linear size circuits for prefix product of the carry semigroup imply 
almost-linear size circuits for addition of two n bit numbers, since computing the 
sum from the carries requires only an additional constant depth and linear size. 
This construction is clearly a dramatic generalization of carry-lookahead circuits 
tIllI. 
What regular sets can be computed by constant-depth, unbounded fan-in cir- 
cuits? We do not know a complete answer to this question. However, any starfree 
regular set has a family of constant depth circuits of almost linear size. The starfree 
regular sets have a number of equivalent characterizations; they are called “starfree” 
because they can be described by regular expressions augmented with set intersec- 
tion and set complement, but not using Kleene star [S]. There are, however, non- 
starfree regular sets that also have constant depth circuits; a trivial example is the 
set of all strings of even length. 
2. ASSOCIATIVE FUNCTIONS 
The main theorem proved in this section is a characterization of the associative 
functions that can be computed by constant depth, polynomial size circuits. The 
characterization depends upon the lower bound of Furs& Saxe and Sipser [6] for 
circuits computing parity, and a classical characterization of groupfree 
semigroups [8]. 
A boolean circuit is a directed acylic graph whose nodes of indegree 0 are inputs 
and whose other nodes are gates. Input nodes are labelled with variables 
{ xi, x2 ,... ). Gate nodes are labelled with A , v , and 1. Nodes labelled with 1 
have indegree one; other nodes have arbitrary indegree. Certain nodes are selected 
as output nodes; with each output node is associated a boolean function in the 
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obvious way. The size of a circuit is the number of edges in it. The depth of a circuit 
is the length of a longest path from an input node to an output node. 
A semigroup is a set together with an associative binary operation. The binary 
operation is normally denoted simply by juxtaposition of the elements of the 
semigroup. Throughout this section all semigroups are finite and have at least two 
elements. 
The purity semigroup is the set (0, 1 } with the operation given by 00 = 0, 01 = 1, 
10 = 1, and 11 = 0. The parity semigroup is the smallest example of the sum-zero 
mod k semigroups; these are defined by the set (0, l,..., k - 1 } and operation 
ij = i + j mod k. The threshold-k semigroups also have set (0, l,..., k - 1 } but have 
operation ij = min( i + j, k). 
A semigroup is groupfree if it contains no nontrivial subgroup as a subset. The 
sum-zero mod k semigroups are not groupfree since they are in fact groups. The 
threshold-k semigroups are groupfree. Note that it is possible that a semigroup con- 
tain an identity element; there is no requirement that the identity of the subgroup 
be the same as the identity of the semigroup. 
What computational model is appropriate for computing semigroup product? 
One possibility is with a boolean circuit. Suppose S is a semigroup and suppose an 
encoding of the elements of S using k bits is fixed. Then a circuit with kn inputs and 
k outputs computes the semigroup if whenever the inputs are the encodings of 
elements a, ,..., a,, the output is the encoding of the product a, a, * * * a,. 
The main theorem is the following. 
THEOREM 2.1. There are constant depth, polynomial size circuits computing 
semigroup G tjf G is groupfree. 
If there are constant-depth, polynomial size circuits for G, then the fact that G 
must be groupfree follows immediately from the following lemma and theorem. 
LEMMA 2.2. Suppose semigroup S contains nontrivial group G. Then any circuit 
for S can be transformed into a circuit for sum-zero mod k, some fixed k > 1, that is 
only a constant deeper and O(n) bigger than the original circuit. 
Proof Let e be the identity of G and let g # e be an element of G. Let k be the 
order of g. 
A circuit for the sum of n inputs xi,..,, x, mod k is obtained as follows. Start with 
a circuit computing the composition of n elements yl,..., yn of S. Hardwire the 
inputs for yi to the outputs of a circuit that has value g” if xi has value m. Add a 
circuit that has value p if the original circuit had value gp. The transformed circuit 
computes sum-zero mod k and is only O(n) bigger and a constant deeper than the 
original circuit. 1 
THEOREM 2.3 [IS]. There are no polynomial size, constant-depth circuits for com- 
puting sum-zero mod k, any k > 1. 
The other direction of the theorem is more involved, and requires a discussion of 
the connection between regular sets and semigroups. 
V/30/2-6 
226 CHANDRA, FORTUNE, AND LIPTON 
There is a simple way in which a finite automaton can compute a semigroup. 
Suppose S is a semigroup. Construct a finite automaton whose alphabet is 
SZ = {a=: a E S> and whose state set is Su {e}. The transition function 6 of the 
automaton is given by 6(s, x”) = sx; the start state is E. It is easy to see that the 
automaton is in state s on input uf.. * ac iff a, . . . a, = s in the semigroup. As a con- 
sequence, for any a in the semigroup, the set { wZ E (SE)*: w = a in the semigroup} 
is regular. This set is denoted L(S, a). 
What about groupfree semigroups? It turns out, perhaps surprisingly, that there 
is a connection between groupfree semigroups and certain naturally occurring sub- 
classes of regular expressions and finite automata. 
We first need a fairly technical notion about regular sets. A regular set L is non- 
counting if there is an n so that for all x, y, and z and all m 2 n, xy”z E L iff 
XY m+lzEL [8]. 
LEMMA 2.4 [S]. Suppose S is group free. Then for any a in S, L(S, a) is non- 
counting. 
Proof: Let n > ISI. We first claim that for any be S, if m 3 n then b” = b”+ ‘. 
Suppose to the contrary that b” #b”‘+ ‘; we show S contains a group. Consider the 
sequence b, b2, b3 ,... . Since S is finite this sequence must repeat, and since 
b”‘#b”‘+l, the period of repetition must be greater than one. Choose p and k > 1 
minimal so that bP = bp+ k. Choose i, 0 < i < k, so that p + i = 0 mod k. Then the set 
{bP, bP+l,..., bp+k-l) is a nontrivial group with identity bP + ‘. 
We now show L(S, a) is noncounting. Pick x, y, z in (SE)*. Now x, y, and z 
viewed as the product of elements of S denote some elements p, q, and r of S. Thus 
xy”z~L(S,u)iffpq”r=uiffpq”+‘r=uiffxy”+’z~L(S,u). 1 
We now describe two restricted classes of regular sets. These are the sets 
described by starfree regular expressions, and the sets described by rs machines. The 
notion of starfree regular expression is not actually needed for anything presented 
in this paper. We present it because it is a natural restriction of regular expressions 
and turns out to be equivalent to the characterization in terms of rs machines. 
A regular expression is sturfree if it can be constructed from the symbol 4 
(denoting the empty set), the symbol I (denoting the empty word), and the symbols 
of the alphabet using the operations set union, set intersection, set concatenation, 
and set complement (with respect to Z*) [8]. An example of a starfree regular 
expression is (14)0, that is, all strings ending in a 0. Similarly, (I $) l(lb) l( 1 d) 
is starfree and denotes all strings with at least two ones. The set of strings contain- 
ing an even number of ones is not starfree [8]. 
An rs machine [8] is a restricted form of finite automaton. An rs machine con- 
sists of a set of flipflops (F, ,..., Fk} and a set of functions {r ,,..., rk) and {sl ,..., sk}. 
Each ri and si is boolean valued; the domain of ri and si is the current input 
together with the state of flipflops F, ,..., F,.- 1. The values of ri and si must never 
both the one. 
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An rs machine operates as follows. Each flipflop is either in the 0 (reset) or 1 (set) 
state, with initial state chosen in some specified way. At time t input symbol t is 
read and the states of the flipflops updated according to the functions ri and si. If sj 
is a one then flipflop i is forced to the one state; if ri is one then flipflop i is forced to 
the zero state; if both ri and si are zero then the state of the flipflop is unchanged. 
Finally, an rs machine accepts its input if its vector of flipflop states is an element of 
some specified set of accepting state vectors. 
RS machines clearly accept regular sets. However, they do not accept all regular 
sets. Informally, the reason is that it is impossible to construct an rs machine that 
changes the state of some flipflop on every input. This follows from the fact the 
functions r and s determining a flipflop’s next state depend only on lower numbered 
flipflops and the current input. Thus, if the input does not change, then after i steps, 
the ith flipflop does not change state. 
The main theorem about rs machines, starfree regular expressions, and regular 
sets is the following. 
THEOREM 2.5 [8]. Suppose L is a regular set not containing the empty string. 
Then the following are equivalent: 
(1) L is starfree. 
(2) L is accepted by an rs machine. 
(3) L is noncounting. 
The book by McNaughton and Papert [8] is a general reference for this class of 
regular expressions and contains many other characterizations of this class. 
THEOREM 2.6. Suppose A4 is an rs machine. Then there is a circuit of size O(n3) 
and constant depth that simulates M. 
Proof: We show how to simulate M using a circuit whose depth is proportional 
to the number of flipflops in M. Let Ff be the state of flipflop k at time i. Recall that 
flipflop k can be set, reset, or left unchanged at time i; the choice of action is deter- 
mined only by the input and the states of flipflops 1 through k - 1. 
The circuit is constructed by induction on the fliptlops in M. Suppose for eachj, 
j < k, and each i, 1~ i’< n, the values of Fj have been computed. We show to com- 
pute FF, for i between 1 and n, using a constant depth of size O(n’). As a con- 
sequence, since the number of flipflops is constant, and since whether M accepts its 
input is ‘determined by the states of the flipflops, the circuit for L(S, a) is of the size 
O(n3) and constant depth. 
For each i between 1 and n it is possible to compute boolean quantities Si and Di 
using circuits of constant size and depth, where Si= 1 iff flipflop k is set at time i 
and Di= 1 iff flipflop k does not change at tome i. These circuits use the input at 
time i and the values F{, for j < k. Furthermore, we define So = 1 iff flipflop k was 
initially set. 
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Then Ff can be computed as 
Ff= v SjA A Dk 
O<j<i J4kGi 1 
which is of size O(n2) and depth 2. The total size to compute Ff, for all i, is thus 
O(n3); the depth is constant. [ 
The other direction of Theorem 2.1 follows from Lemma 2.4 and Theorems 2.5 
and 2.6. 
3. AN IMPROVED CONSTRUCTION 
The last section showed that circuits of size O(n3) and constant depth could be 
constructed for semigroups that are groupfree. The main theorem of this section is 
to improve this construction to show that circuits of almost linear size and constant 
depth are possible. 
We define a family of functions fi, i = 1, 2,..., as follows. 
fi(n)=2” 
fi+ &d = f !“‘(2) I ) 
where g’“’ is the n-fold iterate of g, It is clear that each fi is monotone increasing 
and that f., ,(n) 2 fi(n) 2 2”. Each of these functions is primitive recursive and the 
function f,(n) = f,(n) grows as Ackermann’s function, that is, it majorizes the 
primitive recursive functions, The inverse of a monotone increasing function g, g- ‘, 
is defined by g-‘(n) = the least x so that g(x) > n. 
THEOREM 3.1. Suppose S is groupfree. Then there are circuits of depth O(d) and 
size O(nf; l(n)) that compute L(S, a), for any a ES. 
The motivating idea for the small circuit construction is a simple construction for 
computing prefixes. Suppose we have boolean inputs x1, x2,..., x, and we wish to 
compute prefix AND, that is, x1x2 a.* xi, for each i between 1 and n. The naive way 
is to compute each prefix independently, requiring O(n2) circuitry. 
How can we do better? Assume that n is a power of 2. Break the inputs into prin- 
cipal intervals. Principal intervals are defined by constructing a complete binary 
tree whose leaves are the inputs; then the inputs that. are the leaves of a subtree 
rooted at an interior node form a principal interval. Clearly, there are O(n) prin- 
cipal intervals and each input appears in O(log n) of them. 
Now compute prefixes as follows. In the first step, compute the AND of each 
principal interval. This requires depth 1 and size O(nlog n). Then use the principal 
intervals to compute prefixes. Each prefix is the concatenation of at most log n prin- 
cipal intervals, and computing all prefixes costs O(n log n). 
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How can we do even better? The general technique is to construct a deep, small 
prefix circuit using shallow, large prefix circuits as subroutines. The construction 
begins with the prefix circuit of size O(n log n) and is iterated to obtain prefix cir- 
cuits that are successively closer to linear in size. 
The construction is easy to describe. Break the input l... n into consecutive 
intervals of size log n = sl, break each such interval into consecutive intervals of size 
log s, = s2, and so forth. Then there are log *n different interval sizes. Suppose an 
interval b has been broken into intervals bl , b2,..., bk of size si+ i. Then the subinter- 
valprefixes of bmodsi+, are E, b,, bib,,..., blba...bk. Notice that any prefix 1 *.*i 
of the inputs is a concatenation of a subinterval prefix of 1 *. . n mod log n, with a 
subinterval prefix mod log log n of an interval of size log n, and so forth. 
The prefix circuit works in two steps. First it computes subinterval prefixes 
mod si, sZ,... . Then it computes each prefix as the concatenation of subinterval 
prefixes. 
How large is the circuit? The first step can be implemented in O(n log *n). To do 
this, first compute the AND of every interval of size sl, Q,..., using a single AND 
gate for each interval. This costs si for an interval of size si; there are n/s, intervals 
of size si so the cost is n for all intervals of size si. There are a total of log *n dif- 
ferent interval sizes, for a total cost of n log *n. Now notice that the subinterval 
prefixes mod si+ I of an interval of size si can be computed with a prefix circuit 
whose inputs are the just-computed ANDs of the intervals of size si+ 1. If the 
O(k log k) prefix circuits are used, the cost is O(s,/si+ 1 log s,/s,+ i) = O(s,) for an 
interval of size si. Summing over all intervals and interval sizes gives O(n log *n). 
The second step is easy to analyze: each prefix is the concatenation of at most 
log *n subinterval prefixes, so computing all prefixes costs O(n log *n). 
How deep is the circuit? Depth one for the interval ANDs, depth two for the 
O(klog k) prefix circuits, and depth one for the concatenation of subinterval 
prefixes, for a total of depth four. 
We now give the general construction. We use letters in the middle of the 
alphabet, i, j, k, for integers and letters at the end of the alphabet, x, y, z, for inter- 
vals. In the remainder of the paper we frequently break an interval, say of size n, 
into subintervals of smaller size, say s. In general, s does not divide n, so we end up 
with Ln/sJ intervals of size s and one smaller interval. For simplicity, we always 
describe and analyze the constructions as if the subintervals were all of the same 
size. The details to handle the case of one interval smaller than the rest are 
straightforward and omitted. 
LEMMA 3.2. For each d, prefix AND of n inputs can be computed using a circuit 
of size O(nfy’(n)) and depth 2d. 
Proof: The proof proceeds by induction on d. The basis case, where d = 1 and 
the size is O(n log n), has already been sketched. 
For the inductive step, assume that for each n, circuits of size O(nfy’(n)) and 
depth 2d exist to compute prefix AND. Set I, = n, li+ 1 = f a ‘(Zi). Choose k so that 
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fk = 2 then k = O(f,-,‘,(n)). Break the inputs 1 * *. n into consecutive intervals of size 
I,; break each such interval into consecutive intervals of size l,, and so forth. The 
circuit is constructed in three steps. 
Step 1. Compute the AND of each interval at each size I,, 12,..., Zk, using a 
single AND gate for each interval. 
Step 2. For each interval b of size li, i= 0, l,..., k - 1, compute subinterval 
prefixes mod li+ 1 of b using prefix circuits of size O(mf, l(m)) and depth 2d. The 
inputs to the prefix circuits are the just-computed ANDs of intervals of size li+ 1. 
Step 3. Compute each prefix as the AND of subinterval prefixes. 
The circuit so constructed clearly has depth 2d+ 2. The size analysis is as follows. 
Step 1. Each AND gate for an interval of size Ii has size li. There are n/l, such 
gates for a total of n for all gates of size Ii. There aref,;l,(n) different sizes, for a 
grand total of nf;tl(n). 
Step 2. The computation of subinterval prefixes for an interval b of size Zi costs 
O(li/li_, f; ‘(lJljP 1)) = O(li). Summing over all intervals and interval sizes gives 
wG%N. 
Step 3. Each prefix is the concatenation of at most U(f,Sl,(n)) subinterval 
prefixes; computing all prefixes thus costs O(nf~:~(n)). 1 
The constructions just described obviously work for OR as well as for AND. 
More generally, they work for any associative function that can be computed on m 
inputs using a circuit of constant depth and size O(m). However, we will need a 
slightly broader class of associative functions. 
Consider the semigroup G with elements S, P, and R, and rules XS = S, xR = R, 
and XP = x. S and R can be thought of as set and reset; P is propagate. The value 
of a product is just the last S or R to appear, or P if there are no occurrences of S 
or R. G is of course the carry semigroup described in the introduction. 
Let C( y, b) denote the predicate that the inputs x1,..., x, on interval y have 
product 6. Then C( y, P) can be computed by Aiey (xi = P); this has cost 0( 1 yl ) so 
the constructions above apply. C(y, S) can be computed by 
Vlcy [(Xi=S) A l\/sy,j>i(xj=P)], but this costs O([JJ~‘) and the construction 
above does not seem to apply. However, the prefixes of C( y, S) can in fact be com- 
puted using circuits only slightly larger than the circuits for prefix AND. 
LEMMA 3.3. The prefixes of C( 1 . . ’ n, S) can be computed using circuits of depth 
6d and size O(n(fy l(n))‘). 
Proof: The proof proceeds by induction on d. 
Basis Case d = 1 
This corresponds to a size of O(n log2 n). 
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Step 1. Compute C( y, P) for all principal intervals, using a circuit of size 
O(n log n) and depth 1. 
Step 2. Compute C( y, S) for all principal intervals. To do this, choose a prin- 
cipal interval y. For each j in y, the &ix of y starting at j + 1 is the concatenation 
of at most [log 1 yI 1 principal intervals. Call this set of intervals Ii. Then 
C(y, S)= v (x,=S) A A C(z,P) . 
je Y [ z E I, 1 
This circuit has depth 2 and size 0( 1 yl log 1 yl ). Summing over all principal inter- 
vals gives a size of O(n log2 n). 
Step 3. Compute C( y, S) for each prefix y of 1. . . n. To do this, choose a prefix 
y. Now y is the concatenation of at most rlog nl principal intervals y, ,..., y,. Com- 
pute C( y, S) as 
C(Y, S)= v c(Yj, s, A 
l<jdm [ 
A C(Yk? P)]. 
j<k<m 
This has size O(log* n) and depth 2. Summing over all prefixes gives size 
O(n log2 n). 
Inductive Step 
By the inductive hypothesis, circuits exist for prefixes of C( 1 ... n, S) of size 
-O(n(fy l(n))‘) and depth 6d. 
Set I, = n, li+ 1 = (j-7 ‘(Ii))*. Choose k so that Zk = 2. Now clearly 
li+l>f,‘(li)~li+*, so k Q 2f ;+’ 1 (n). As before, break the interval 1 * * . IZ into con- 
secutive intervals of size II, break each such interval into consecutive intervals of 
size I,, and so forth. The circuit is constructed in three steps. 
Step 1. For each interval y of size I,, i= 1,2,..., k, compute C( y, S) and 
C( y, P). C( y, P) is computed using a single AND gate for each interval y. To com- 
pute C( y, S), first compute the suffixes of C( y, P), using the circuits of Lemma 3.2 
of size O(lyl f,;‘,(l yl)) and depth 2(d+ 1) modified to compute suffix rather than 
prefix. Then compute 
C(y, S)= v cxj=s A C(sW+ 1, Y), P)l, 
icy 
where suf(P, y) is the suffix of y starting at P. The computation of C( y, P) costs 
0( I yl ); the computation of C( y, S) costs 0( 1 yl f;:,( I ~1)); summing over all inter- 
vals gives O(n(fd;‘,(n))*). 
Step 2. For each interval y of size Zi, i = 0, I,..., k - 1, compute C(z, S), where z 
varies over subinterval prefixes of y mod li + 1. This is done with the inductively 
given circuits of size O(~(f;‘(m))~), with inputs the just-computed values of 
C(x, P) and C(x, S) for the intervals x of size Zi+ I contained in y. The size of the 
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circuit for interval y is U( [li/li+ 1] f; ‘(1,/1,+ r))‘) d O( [lJ(f; ‘(li))2](f~ ‘(li))2) = 
O(ri). Summing over all intervals gives size O(nf,-,‘,(n)). 
Step 3. Compute C( y, S) for each prefix y of 1 ... n. To do this, note that y is 
the concatenation of at most 2f$i(n) subinterval prefixes y,, y2,..., y,. Thus 
C(Yj, S) * 
l<j<m jck<m 
which is a circuit of size (j”,;‘,(n))‘. Computing all prefixes thus costs 
w(f&(~r). 
How deep is the circuit? A naive analysis gives O(8), since the suffix calculation 
of Step 1 uses a depth 2(d+ 1) circuit. Actually, the depth is 6(d+ 1). To see this, 
decompose the circuit into two parts: the first part is the computation of C( y, P) 
for all intervals and suflixes y ever needed; the second part is everything else. This 
decomposition is possible because the recursive computation of ( y, P) for intervals 
and suffices y depends only on previously computed values of C( y, P) and not on 
values of C( y, S). Then it is easy to see that the depth of the first part is 2(d+ 1) 
and the depth of the second part is 4(d+ 1). 1 
We are finally ready to prove the main theorem. Actually, we prove Theorem 3.4, 
which indicates constants slightly more carefully than Theorem 3.1. Since (f,;‘,)’ < 
f; l, Theorem 3.1 follows from Theorem 3.4. 
THEOREM 3.4. Suppose A4 is an rs machine with m flipflops. Then for any d there 
are circuits of size O(n(f; l(n))‘) and depth m(6d + 3) + 3 that recognize L(M). 
Proof It suffices to show how to compute Ff, the state of flipflop k at time i, for 
each i between 1 and n. Clearly, the behavior of flipflop k is given by the set-reset 
semigroup. The theorem follows if we can show how to compute the set-reset 
semigroup in depth 6d+ 3 and size O(n(f; l(n))*). 
First, for each i, compute si and d,, where si is one iff flipflop k is to be forced to 
the one state at time i, and dj is one iff flipflop k is unchanged at time i. These 
values are computed from the inputs and lower numbered flipflops; this requires 
depth 3 and O(n) size circuitry. Also, let s0 be one iff flipflop k is initially a one, and 
let d, be zero. Now perform the prefix set-reset semigroup computation given by 
Lemma 3.3. This requires depth 6d and size O(n(f; l(n))*). 
Finally, an extra level of combinational logic is necessary to decide which state 
vectors correspond to accepting configurations. This requires constant size and 
depth at most 3. 1 
COROLLARY 3.5. For any d, there are circuits of size O(n(f;1(n))2) and depth 
6d + 3 that compute binary addition. 
What happens if we allow the circuit depth to grow slowly, rather than remain 
constant? The next theorem indicates that only very slowly growing depths are 
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needed to obtain linear size circuits. By “prelix-carry” we mean the values C(x, S) 
and C(x, P) for all prefixes x. 
THEOREM 3.6. There are circuits of size O(n) and depth O(f; l(n)) for prefix 
AND and prefix-carry. 
Proof We first consider the case of prefix AND. A more careful analysis of 
Lemma 3.2 shows that the constant hidden in the asymptotic size bound 
O(nf; l(n)) grows linearly with d; specifically, there is a constant c so that for all d 
and almost all m, there are prefix AND circuits of size (cd) mf 7 l(m) and depth 2d. 
To prove the theorem, fix a number of inputs n. Choose minimal d so that 
fd(d) >n, thus f;‘(n) = d=f; l(n). Set k = 8, and break the inputs into con- 
secutive intervals of size k. The circuit for prefix AND has three parts. 
(1) Compute subinterval prefixes mod k. To do this, first compute the AND 
of each interval of size k. This requires size n. Then using prefix AND circuits of 
depth 2d and asymptotic size (cd) mf; l(m), compute the subinterval prefixes 
mod k. Since m = n/k and k = d2, this has total size cn. 
(2) Compute the prefixes of each interval of size k, using prefix AND circuits 
of depth O(log k) and size O(k) [7]. 
(3) Compute each prefix as the AND of a subinterval prefix mod k and a 
prefix of an interval of size k. Each step clearly has size O(n). The depth of the cir- 
cuit is dominated by the depth of step 1, which is O(f; l(n)). 
The case of prefix-carry is similiar. Choose minimal d so that fd(d) > n, set k = d3 
and proceed as for prefix AND. 1 
COROLLARY 3.7. For any rs machine M, there are circuits of linear size and depth 
O(f; l(n)) that recognize L(M). There are circuits of linear size and depth 
O(f; l(n)) for binary addition. 
Are the circuits for prefix carry described above optimal? The answer is yes, to 
within a constant factor for the depth. A circuit is synchronous if all paths between 
inputs and outputs have the same length. 
THEOREM 3.8 [2]. A prefix-carry circuit of depth 2d has size at least 
Q(nf 7 l(n)). Any synchronous prefix-carry circuit has size at least !2(nf; l(n)). 
Theorem 3.8 is not restricted to circuits using only AND, OR, and NOT gates. It 
applies to circuits constructed out of arbitrary single-output, multiple-input gates, 
where as before the size of the gate is the number of inputs to it. The proof of 
Theorem 3.8 is based on lower bounds on the size of weak superconcentrators [4]. 
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